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Abstract—In this paper, we present a low-power anomaly
detection integrated circuit (ADIC) based on a one-class classifier
(OCC) neural network. The ADIC achieves low-power operation
through a combination of (a) careful choice of algorithm for
online learning and (b) approximate computing techniques to
lower average energy. In particular, online pseudoinverse update
method (OPIUM) is used to train a randomized neural network
for quick and resource efficient learning. An additional 42%
energy saving can be achieved when a lighter version of OPIUM
method is used for training with the same number of data samples
lead to no significant compromise on the quality of inference.
Instead of a single classifier with large number of neurons,
an ensemble of K base learner approach is chosen to reduce
learning memory by a factor of K. This also enables approximate
computing by dynamically varying the neural network size based
on anomaly detection. Fabricated in 65nm CMOS, the ADIC
has K = 7 Base Learners (BL) with 32 neurons in each BL
and dissipates 11.87pJ/OP and 3.35pJ/OP during learning and
inference respectively at Vdd = 0.75V when all 7 BLs are enabled.
Further, evaluated on the NASA bearing dataset, approximately
80% of the chip can be shut down for 99% of the lifetime leading
to an energy efficiency of 0.48pJ/OP , an 18.5 times reduction
over full-precision computing running at Vdd = 1.2V throughout
the lifetime.
Index Terms—Anomaly Detection, Internet of Things, Edge
computing, Predictive Maintenance, One Class Classification,
Energy Savings, Approximate Computing.
I. INTRODUCTION
Anomaly detection is an important topic in the field of
machine learning and deep learning, which focuses on the
efficient detection of anomalous activity in a process. A typical
data visualization of an anomaly (outlier) is presented in
Fig. 1, for a two-dimensional (2D) data (X , Y ) [1]. This
2D data is easy to visualize and requires relatively simpler
statistical analysis to identify the highlighted outlier. For high
dimensional data beyond 2D, it requires more sophisticated
computations like Mahalanobis distance. Typically, there is
no prior knowledge to characterize an anomaly, nor ample
data is available in any of the practical fields that symbolize
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these outliers [2]. A few examples of anomaly detection are
the detection of rare (unusual) events in real life scenarios
such as medical complications depicted in ECG/EEG data
abnormalities [3], [4], [5], malfunctioning of rotary machines
due to various physical factors [6], [7], security threat in cyber-
physical systems [8], [9], [10], [11] or even fraud detection in
financial systems [12].
Figure 1: Anomaly detection for two variables [1]
This paper focuses on finding anomalies in rotating ma-
chines, also known as machine health monitoring in Industry
4.0. In many industrial setups, rotating machines are of the
utmost of importance in its functioning. Their failure can
lead to a catastrophic impact such as loss of productivity
and accidents leading to safety concerns of the working
personnel. Therefore, maintenance of these machines becomes
very critical, thus requiring constant human supervision or
by automatic instrumentation. Periodic maintenance based on
statistical models and reliability data [13] results in fewer
breakdowns. However, this is not a cost-effective approach
due to unacceptable wastage of the residual useful life of
the healthy machines [14]. Contrarily, reactive maintenance
comes into effect only when a machine fails leading to an
unpredictable loss in productivity. Therefore, the industry is
poised to move towards Predictive Maintenance (PdM) and
is shown to be more effective in reducing the downtime of a
machine and the overall cost of maintenance.
Machine learning (ML) based techniques in PdM such
as aero-engine control system sensor fault detection [15],
fault diagnostics of rotary machines [16] and machine health
monitoring tasks [17] are a few examples of PdM which rely
on detecting a trend of fault in a machine as an anomaly. Lack
2of adequate failure data prohibits a multi-class classification
based fault detection model [17]. Furthermore, the failure
signatures vary drastically from one machine to another and
hence is not practical to build a generic detection system
using a generic set of data pertaining to a set of machines
of the same category. Instead, each model needs to learn
the parameters from the sensor data attached to the machine
corresponding to it. In summary, this is a classic case of One-
Class Classification (OCC), where a classifier is trained to
learn the similar data distribution. In this work, the proposed
anomaly detector model learns from the healthy data and
identifies the occurrence of signatures corresponding to the
mechanical failures as the deviations from a healthy state of
the machines [18].
In a large enterprise, a large number of sensors are intercon-
nected through a network to a central server, typically over the
Internet, and are commonly referred to as Internet-Of-Things
(IoT). It involves a large amount of data transmission for
subsequent processing over the network leading to significant
power consumption and bandwidth requirement. This turns out
to be a bottleneck in case of critical low latency remedial
actions. Alternatively, the data processing engine is being
pushed to the edge of the network, i.e., in the vicinity of the
sensor modules, enabling the system to transmit the decision
to the servers only, thus saving on energy consumption and
reducing bandwidth requirement. In many IoT applications,
the computing engines placed near the sensors need to be bat-
tery operated. This demands an edge computing device to be
more energy efficient during its operation, thus elongating its
operation lifetime [19]. Our study showed that no low power
integrated circuit (IC) implementation of an edge computing
device exists for anomaly detection.
This paper presents a novel energy-efficient machine learn-
ing co-processor referred to as Anomaly Detection Inte-
grated Circuit (ADIC). This design implements a popular
machine learning framework called Extreme Machine Learn-
ing (ELM) [20] used for shallow neural networks. The key
differentiators of the proposed ASIC implementation from the
microprocessor-based anomaly detector [21] are the follow-
ings:
1) Use of pseudo-random binary sequence (PRBS) based
weight generation eliminating memory required for
weights in the first stage of ELM.
2) Online learning using OPIUM [22] and OPIUM-
Lite [23] learning rule (without matrix inverse) for
individual devices to learn their own baseline condition.
In addition, ADIC also supports ensemble classifier archi-
tecture to implement approximate computing using ADEPOS
algorithm [24].
In this paper, we start with a brief overview of a single
hidden layer neural network model and one-class classification
in Section II. This section also discusses the ELM framework
and relevant online learning algorithms. Subsequently, we
present the architecture and design details of the ADIC is
followed by a discussion on ADEPOS scheme in Section III.
Finally, section IV contains the experimental results, on-chip
characterization as well as health prediction results on the
NASA bearing dataset[25] followed by the concluding remarks
in the last section.
II. BAKGROUND: ONE-CLASS CLASSIFICATION, ELM AND
ADEPOS
A single layer feed-forward neural network, as depicted
in Fig. 2(a), consists of input layer, x = [x1, x2, · · · , xd]
T ,
output layer, x˜ = [x˜1, x˜2, · · · , x˜m]
T , and hidden layer, h =
[h1, h2, · · · , hL]
T . Here, d, m, and L denote the respective
number of input, output and hidden neurons. This network
is most commonly referred to as an Auto Encoder (AE)
engine when m = d. The AE network is trained to learn the
input data distribution and reconstruct them at the output with
minimal reconstruction error. While the hidden layer nodes
encode an input vector x into a feature space h using the
connection weights W and biases b = [b1, b2, · · · , bL]
T , the
output layer weights β between the hidden and output neurons
are used to decode the feature space embedded in h aimed at
reconstruction of the input features x.
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Figure 2: A Single (Hidden) Layer Feed-forward Neural
Network (SLFN): (a) input reconstruction to outputs and (b)
output mapped to a single node [24], [26]
Details of the encoding and decoding process of AE are
mathematically given in Eq. (1) and (2), where g() refers to
the neural activation function and hj denotes the output of the
jth hidden neuron.
hj = g
(
d∑
i=1
Wjixi + bj
)
; j = 1, 2, ..., L (1)
3x˜k =
L∑
j=1
βjkhj ; k = 1, 2, ...,m (2)
Although the sigmoid function is typically chosen as the
activation function, g(.), Rectified Linear Unit (ReLU ) has
gained traction lately due to its effectiveness to solve the
vanishing gradient problem and the ease of implementation
on hardware.
A. ELM based OCC
We define a list of symbols in the following that will be
used throughout this subsection:
W input layer weights
β output layer weights
X input layer activation of N samples
H hidden layer activation of N samples
xi input layer activation at i
th input vector
Ei reconstruction error at i
th input sample
hi hidden layer activation at i
th input sample
ηi learning rate at i
th input sample
K, θ intermediate variables for calculation
A traditional autoencoder (TAE) requires a sufficiently large
amount of data and computational resources in order to iden-
tify an optimal W and β values. The back-propagation (BP)
method, although known to yield very accurate models, incurs
high computational overhead due to its two-pass approach
on each epoch. On the contrary, the training following the
Extreme Learning Machine (ELM) framework is faster where
input weights, W , and biases, b are generated randomly from
a continuous probability distribution [20], [27]. A Pseudo-
random Binary Sequence Generator (PRBS) for a given seed
is able to generate a set of random numbers of specified data
width in hardware implementation. This simplifies the network
optimization for optimal output weights β.
In the batch learning approach [20], finding the optimal
values of β corresponding to least-square optimization requires
to compute the hidden neuron outputs H = [h1, h2, · · · , hN ]
for a batch of N input data samples X¯ = [x1, x2, · · · , xN ].
Since the output nodes (targets) are the same as training
samples X¯ for a reconstruction based AE, the optimal output
weight β∗ is computed as shown below.
β∗ = H†X¯ (3)
Notably, this equation reduces the task of parameter op-
timization for the entire AE network to a matrix inversion
operation. Since these are non-square matrices, Moore-Penrose
generalized inverse method [28] is used to compute the
pseudo-inverse H† of H .
Therefore, huge computational overhead, as well as large
memory requirement, make this approach difficult to imple-
ment in hardware. In order to overcome these limitations,
another version of ELM was proposed in [29]. Known as
Online Sequential ELM (OSELM), this method outlines the
learning of output weight matrix β based on a single data
point xi in every iteration until convergence is attained. This
approach is found to be similar to the stochastic gradient
descent method used in the back-propagation method since the
output error due to a single input vector xi is used to update
the output weight matrix β(i−1) to β(i). A set of equations
describing this weight update process is presented in Eq. (4)
- (6), details of which can be found in [29].
Ki = Ki−1 +H
T
i Hi (4)
Ei = xi −Hiβi−1 (5)
β(i) = βi−1 +K
−1
i H
T
i Ei (6)
Nevertheless, the OSELM approach requires heavy com-
putational overhead due to matrix inversion operation for
each weight update as shown in Eq. (6). These equations
are valid for small batch of samples, say Ni << N , of
Xi = x1, x2, · · · , xNi ., including Ni = 1 which refers to
a single input sample xi.
Recently, a simpler online weight update method was pro-
posed in [22], [23] which relies on the sequential update
of the output weights using only one input sample xi. This
method is referred to as Online Pseudo-Inverse Update Method
(OPIUM). The set of equations that describe the OPIUM
method are presented in Eq. (7) - (9). A close look at these
equations reveal that (a) no matrix inversion is needed, and (b)
weight update depends only on matrix multiplication. The ma-
trix product hTi θi−1hi in Eq. (7) turns out to be a scalar entity,
and hence eliminate the need for matrix inversion. Thus, all
matrix multiplication operations can be realized in hardware
using Multiply-and-Accumulate (MAC) approach, which is a
fundamental building block used in machine learning-based
hardware designs.
ηi =
θi−1hi
1 + hTi θi−1hi
(7)
βi = βi−1 + ηi(xi − βi−1hi) (8)
θi = θi−1 − ηiθi−1hi (9)
This indicates that the usage of the ELM framework with the
OPIUM learning algorithm is suitable for efficient hardware
implementation of a single hidden layer feed-forward neural
(SLFN) network. The combination of these methods reduces
both computational overhead and energy consumption during
training, without sacrificing on the quality of the trained
model β∗ after convergence. The computational complexity
of the OSELM method is estimated to be O(L3), while that
of OPIUM is O(L2) for a network with L hidden nodes.
Moreover, OSELM versions require 3X higher memory space
due to matrix inverse operation using the LU decomposition
method.
To further reduce the computational complexity, the network
in Fig 2 (a) can be transformed to the one in Fig 2 (b) having
only one output node (m = 1) [26]. We refer to the network
modes in Fig 2 (a) as reconstruction mode and Fig 2 (b) as
boundary mode. In this paper, we subsequently denote them
as ELM-AE and ELM-B respectively. Unlike in ELM-AE, the
4single output node in ELM-B is set with any constant target
value, e.g., x˜1 = 1, such that the output weight (β
∗) is obtained
after the training is expected to reconstruct a value of (or near
to) 1 at the output node [26] for any xi that represents a
healthy data. A faulty data xj exhibits a significant deviation
from the reference value of 1 depending on the quality of
training of the output weight, i.e., the trained value β∗. The
number of samples required for a good β∗ to converge depends
on the network structure, i.e., whether ELM-AE or ELM-B.
A comprehensive study on training convergence for different
AE models has been summarized in [24].
B. Ensemble Learning
In Fig. 3, we illustrate an ensemble of K ELM based OCC
engines, henceforth termed as a Base Learner (BL) engine.
Each BL engine is designed to be trained with the same set of
input data xi. However, the characteristic of each BL differs
due to different seed values used in the PRBS module. This
facilitates different distribution of input layer weights W and
biases b and thus yields different trained β values for each
BL. Therefore, the performance of each BL during inference is
expected to be different. This ensemble architecture can have a
configurable number of active BLs (up to a maximum K BLs)
during inference while the rest remain inactive depending on
the application. The output from each active BL engine can be
used to generate the final output by several ensemble methods
such as majority voting scheme. In the case of majority voting,
an odd number of active BLs is required in order to avoid
tied voting. Other than majority voting, this design can also
support other ensemble applications such as AdaBoost method
[30], [31] in order to enhance system performance. However,
this exercise is beyond the scope of this paper and considered
to be addressed in our future works.
V
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TIN
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BL−2
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Figure 3: An ensemble of K OCC (BL) engines
From the hardware implementation point of view, we can
make any number of BLs inactive (hibernate) once their
training is done by simply putting their respective clocks off.
This strategy has a direct impact on dynamic energy-saving
and is described in the subsequent section. Dynamic voltage
scaling (DVS) is also feasible for this architecture, by scaling
down the supply voltage Vdd of the respective inactive BLs
to a permissible value, without corrupting the trained model
parameters due to memory failure at lower supply voltages.
This will further help in power consumption by reducing the
leakage power of both the active memories and the standard
logic in those inactive BLs.
C. The ADEPOS algorithm
Now, we briefly discuss the ADEPOS algorithm [24] for
energy-saving suitable for the proposed OCC engine ADIC.
During early life, a machine presumably remains to be healthy
and unlikely to show any fault due to wear and tear. During
this healthy period, the output of the OCC-engine will not
flag error indicating any failure in the machine. Thus the
detection of an anomaly at this stage is rare unless caused by
unexpected failures of the machine or even spurious signals
coming from the sensor module. This fact is utilized by the
ADEPOS algorithm which is based on the hypothesis that
we can employ inaccurate computing at this stage of early
inference. Errors due to this approximation can be overcome
by careful inspection of the fault and its trend of crossing
the threshold. The pseudocode in Algorithm 1 outlines the
ADEPOS algorithm, showing only the variation in the number
of active BLs.
The effective number of hidden neurons in the proposed
ensemble framework, Lk, is given by:
Lk = K × L (10)
where K is the number of base learners (BL) in the ensemble
network.
From the hardware viewpoint, the training of a larger neural
network of K × L hidden neurons requires a large memory
of the size of K2 × L2 for storing θ (Eq. (9)), whereas an
ensemble of K BLs with L neurons require only K × L2
memory. This saves memory area by a factor of K .
III. ADIC HARDWARE ARCHITECTURE
Here, we discuss the proposed hardware architecture of
ADIC and its implementation that supports online learning
(via OPIUM) and approximate computing (via ADEPOS). Fig.
4 depicts an overview of the architecture for the proposed
ELM based OCC engine, alternatively called BL engine in the
ensemble discussed in the previous section. Each BL consists
of a PRBS module, a TDM (time division multiplexing) hidden
and output neuron, and an online learning module. As dis-
cussed in the previous section, the training of β values in each
BL is done with different seed values for the corresponding
PRBS module in it. This pseudo-random generator module
generates a maximum 16−bit random number for the input
weights W = {wij |i ∈ {1, d}, and, j ∈ {1, L}} and biases
b = {bj|j ∈ {1, L}} within the dynamic range of −2
15 to
215 − 1. The implementation of the PRBS module eliminates
the need to store the input weights and biases and the need to
obtain their trained values as in the case of back-propagation
based methods. Thus, the memory requirement to hold the
5Algorithm 1 ADEPOS Algorithm
Inputs: Maximum number of BL: K; Threshold of ith BL:
Thi; Input feature vector at instant t, St; Model of i
th BL:
fi(W, b);
Outputs: Ensemble output, Oe;
Oe ← 0; N ← 1;
while Oe 6= 1 do
Oe,l ← 1;
while Oe,l 6= 0 do
T ← 0;
for i = 1; i ≤ N ; i = i+ 1 do
Oi ← fi(St,W, b);
Di ←
∑
features(Oi − St)
2 > Thi;
T ← T +Di;
end for
if T < N+12 then
Oe,l ← 0;
Oe ← 0;
if N 6= 1 then
N ← N − 2;
end if
end if
if T ≥ N+12 then
Oe,l ← 1;
if N 6= K then
N ← N + 2;
else
Oe ← 1;
end if
end if
end while
St ← St+1;
end while
Anomaly Detected
trained parameters for this network is reduced by ≈ 50%.
Additionally, this approach reduces the training overhead for
{W, b}. Power analysis using a post-layout extracted netlist in
INNOVUS shows that the combined logic of PRBS and MAC
in hidden layer computation consumes 3.5X less power over
the MAC and the memory cells used to store the input weights
W and biases b. Moreover, we achieve an area reduction
of 80% in the hidden layer by implementing PRBS. This
eliminates the need to store the random weights and biases
{W, b} for the first stage of ELM based SLFN network only.
The proposed ADIC implements the online learning frame-
work OPIUM [22] in order to reduce the computational
overhead per input sample, x = {xi|i ∈ {1 : d}}, yielding
3X reduction in memory requirement over OSELM method.
This reduces the total power consumption due to the inverse
calculation required in the OSELM method. In this design, we
adopted a single physical neuron that works in time-division-
multiplexing (TDM) fashion for both the 1st and 2nd layers
of the ELM as depicted in Fig. 4. This approach emulates
the scenario of L physical hidden nodes and also m output
neurons, by suitable configuration of L and m. This approach
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Figure 5: Timing diagram of the dataflow of on-chip calcula-
tion during the training and testing of a BL.
not only reduces the requirement for large area requirement
for logic and memory but also reduces the power consumption
due to the number of computes depending on the value of
these parameters. In the design, L can vary in the range of
1 − 32 while m can vary in the range of 1 − d with a
maximum value of d = 16. As a result, this architecture
also provides the required flexibility to configure the ADIC
as a boundary based ELM engine for one class classification
by programming the number of output neurons m = 1
and x˜1 = 1. This enables trading off the higher processing
time required for reconstruction mode with the quality of
inference in boundary mode. As mentioned earlier, the number
of output neuronsm for reconstruction mode remains the same
as the number of input neurons d. With these parameters,
including the number of hidden nodes L, the entire network
can be made configurable. These configurable parameters also
dictate the PRBS module to accordingly generate the required
number of input weightsW and biases b, having the respective
dimensions of L× d and L× 1.
6This design has configurable datapath ranging from 8 to 16
bits in steps of 4 bits, while the number of input (d) and output
neurons (m) can also be varied from 1 to 16. Moreover, the
number of hidden nodes L is made configurable and go up to
32 in each base learner (BL) module. In order to reduce the
area and the leakage power due to SRAM cells, we restrict
the maximum datapath width to 16bit (signed integer) for
encodingW , b, β as well as the input data xi. Additionally, we
provide another level of bit precision control by independently
controlling the bit width of the random numbers generated by
the PRBS module for W and b, and can range from 2 bits to
a maximum of 8 bits in steps of 2 bits. It is important to note
that these bit-precision control approaches apply to inference
mode only, while the training is always done with the highest
allowable precision of 16 bits. This ensures that the training
phase gets the highest accuracy of computations.
In addition to that, a method to reduce power consumption
during training by reducing computational overhead during
training was proposed in [23] as a Lite version of OPIUM. This
method is commonly referred to as OPIUM-Lite. As discussed
in [23], we introduce a provision to prohibit the update of θ
variable and initialize it with a configurable value, in order
to realize the OPIUM-Lite version. The corresponding SRAM
module in each BL that stores θ values and the logic around it
are completely turned off by clock-gating. This technique, by
prohibiting the read/write access, reduces the dynamic power
significantly as it is the largest memory cell used and has
almost double the combined size of all other SRAM cells used
in each BL.
Figure 5 presents a timing diagram of the dataflow of
on-chip calculation during the training and testing of a BL.
ADIC follows Eq. (1)-(2) for hidden and output neurons
calculation and Eq. (7)-(9) for parameter updates during online
training. For illustration, we show the update of all the
elements (hj/x˜m/βjk) of each parameter in every clock cycle.
However, the calculation of each element takes several clock
cycles except the input (X) dataflow. Even though all the
parameters are 16-bit precision, calculations of the partial sum
are done in higher bit precision to avoid overflow. For instance,
we use 32-bit for the calculation of ACC in hidden and output
neurons (Fig. 4). However, based on the 2-bit configuration,
we choose intermediate 16-bit of final ACC calculation, such
as ACC[27:12] for hidden and output neurons (H and X˜).
In Fig. 6, we present Matlab simulation results for com-
monly used machine health monitoring dataset [25], using
both OPIUM and OPIUM-Lite training for the same number
of samples. This dataset exhibits a healthy initial part and
therefore is used for training. While most of the remaining data
points represent a healthy state, data points beyond 1600 tend
to show increasing fault levels due to higher vibration levels.
The results show that OPIUM-Lite takes relatively less number
of input samples (xi) to converge than OPIUM method, as
depicted in Fig. 6 (a) and (b) for OPIUM and OPIUM-Lite
respectively. Notably, the norm of β appears to be noisier in
the case of OPIUM-Lite than OPIUM even towards the end
of the training. Likewise, the inference response of OPIUM-
Lite based training (6(d)) appears to be noisier than OPIUM
method (6(c)), specially during the period of good health.
However, this does not adversely affect the performance due
to two reasons: first, the threshold in case of OPIUM-Lite is
proportionately increased (red line in 6(c) & (d)) and second,
the relative change in test error on encountering an actual
anomaly is still much larger than the baseline and crosses
the threshold at the same sample index. We calculate the
test error as ‖x− x˜‖, where x and x˜ denote the input and
reconstructed output vectors respectively. In ADIC, there is
a provision of choosing between OPIUM and OPIUM-Lite
methods depending on the application and thus exploits the
energy-saving capabilities of OPIUM-Lite due to the lesser
number of samples used for training, without any significant
compromise on fault detection. The prohibition to update θ in
OPIUM-Lite also incurs significant energy savings. Relevant
experimental results are presented in Section IV.
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Figure 6: Matlab simulation for Time-Error Response of a
faulty machine in NASA bearing dataset [25]: (a) OPIUM
training, (b) OPIUM-Lite training, (c) OPIUM inference, and
(d) OPIUM-Lite inference
In the current implementation of ADIC, we dedicate dif-
ferent power (Vdd) lines for each BL so that their leakage
power can also be controlled while they are inactive during
inference. Since the learning module is independent of the
inference logic in each BL, we can completely shut off the
power supply Vdd to all the SRAM cells used for training
only. For example, the memory used for storing θ parameters
within the respective BLs can be completely turned off once
the learning of β reaches a point of convergence. This aims to
reduce the leakage power drawn by these training memories.
The availability of isolation cells available in TSMC 65nm
Low power (LP) process library helps maintain the functioning
of the rest of the logic. In this design, the maximum number of
active BLs is fixed to 7 due to the targeted die area constraint
of 2mmX2mm.
IV. RESULTS
In this section, we first present results of the characterization
of the ADIC in terms of operational power supply range, clock
7frequency and power dissipation. Later, we present results of
applying ADIC to a predictive maintenance task to determine
health condition of bearings.
(a) (b)
Figure 7: Experimental Setup: (a) fabricated device ADIC, and
(b) the test infrastructure
A. Characterization of ADIC
Figure 7 shows the packaged chip for ADIC, and the test
setup for online learning and machine health monitoring. Even
though in this setup, an FPGA board sends the extracted
features to ADIC for ease of testing, other low power mi-
crocontrollers can be employed to transfer the data as well
to reduce system power in deployed solutions. We vary the
V dd of ADIC from 0.75V to 1.2V , while the input clock
frequency is varied from 10MHz to 50MHz. The current
implementation of ADIC supports 16-bit data, as well as up
to 14-bit address bus and the control signals for read/write
operations. In the next two subsections we will discuss the
characterization of ADIC with respect to supply voltage,
frequency and number of active BLs.
1) Dynamic Voltage and Frequency Scaling (DVFS): We
present the power consumption of ADIC across different
supply voltages as well as frequencies in Fig. 8(a)-(b). These
results are presented for both training and inference phases
of ADIC for the maximum number of active BLs (K=7) in
the system. It can be seen from the figures that the device is
functional to a minimum Vdd of 0.75V although 1.2V is the
nominal supply voltage. For both training and inference mode,
the trend clearly shows that we have power saving of (a) 3X
when Vdd is reduced from 1.2V to 0.75V at 20MHz, and (b)
2.5X when Vdd is reduced from 1.2V to 0.75V at 10MHz.
Also, it can be seen that the minimum required supply voltage
for clock frequencies above 40MHz turns out to be Vdd =
0.9V .
The previous plots show reduction of both power and
throughput by DVFS. Next, figure 9 presents the inference
energy per operation of ADIC for the DVFS data presented
earlier. ADIC takes ≈ 1000 clock cycles to generate an
output decision for a single BL in the inference phase. This
includes the cycles needed to transfer the data from the input
layer to the output layer. Evidently, a trade-off exists between
energy consumption and the throughput of the system. ADIC
can achieve a maximum of 10K classifications per second
at the cost of 3.35pJ/OP at 10MHz and 0.75V. On the
contrary, for the ADIC to cater a higher throughput of say 50K
classifications per second, the clock frequency is required to
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Figure 8: Power (mW ) vs Supply voltage Vdd (V ) at different
clock frequencies (10-50MHz) and K = 7: (a) Training, and
(b) Inference.
be increased to 50MHz leading to the corresponding increase
in energy from 4.83pJ/OP at 0.9V to 8.28pJ/OP at 1.2V.
As an application (PdM) point of view, we can operate the
system at the lowest frequency possible due to the lower data
rate. However, a faster classification rate is preferable since
this also implies lesser time to classify one sample and more
time to be spent in low-energy sleep mode.
Hence, depending on the applications that demand higher
classification throughput, the ADIC can be run at the most
favorable Vdd and clock frequency for the best energy per
operation value. It is noticeable from the plots in Fig. 9 that
the energy efficiency of ADIC decreases with higher Vdd.
However, these variations are practically insignificant with
respect to the variation in clock frequency running at the
same Vdd value. This is due to the fact the dynamic power
consumption (∝ CV 2ddfclk) in ADIC is the most dominant
component in total power consumption while the static power
(which gets amortized with higher clock frequency) is negli-
gible. For example, these plots show a marginal variation in
pJ/OP with respect to clock frequency at Vdd = 1.2V and
get flatter as the Vdd is reduced to a lower working value. This
is attributed to the further decrease in static power with the
corresponding decrease in Vdd.
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Figure 9: Inference Energy Efficiency of ADIC at different Vdd
and frequencies.
As it is also depicted in Fig. 8, the minimum supply voltage
Vdd required to run at a given clock frequency varies in order
8to ensure that the timing of the most critical paths in the
design are not violated. For example, Vdd = 0.75V can handle
an operating frequency up to 20MHz, while Vdd = 0.9V is
required for running the design for a higher clock frequency
of 30− 50MHz.
2) Power consumption Vs # active BLs: Figure 10 presents
the mean detection accuracy and false positive rate of ADIC
across a different number of hidden neurons in the network
using the NASA bearing dataset. As long as the accuracy of
each BL (weak learner) is higher than the random guess (50%),
we can build a stronger model by an ensemble of multiple
weak models. Therefore, even though the mean detection
accuracy of each BL is 95% due to its simple architecture,
we achieved 100% detection accuracy by an ensemble of 7
BLs. Moreover, since we are getting 100% detection accuracy
deploying the single hidden layer network in conjunction with
the ADEPOS algorithm, we did not increase the depth of our
architecture beyond two layers.
As discussed in Section III, the existing ADEPOS algorithm
achieves energy savings by varying the number of active BLs
(K) during the inference phase. The results in Fig. 11 (b)
show how the variation in K can be beneficial in reducing
the power consumption during the inference phase when the
machine is in good condition and the classification can be
done with majority voting among a fewer number of active
BLs. During the early life of a machine, K can be as low as
1 yet giving acceptable results showing good health of the
machine. However, as the ADEPOS algorithm dictates, on
detection of any error by the current active BLs, K can be
increased to monitor the recurrence of the error on the same
data. This process continues while increasing the current K
to the next allowable value if the error persists. If K reaches
the maximum value of 7 (supported in this implementation)
and error is detected on the same input data sample from the
sensors, then the machine is identified as a faulty one. It can be
seen that a 1.8X reduction in power consumption is possible
when running with K = 1 compared to K = 7 at Vdd =
1.2V. Moreover, this algorithmic power reduction is invariant
of supply and operating frequency of ADIC.
Since the ADEPOS algorithm demands that all the BLs
should be trained so that they are ready for the inference phase,
we also plot the power requirement of a different number
of BLs during the training phase in Fig. 11(a). In general,
we expect that the energy consumption overhead for training
is much less as compared to the inference energy. This is
due to the fact that the training is done with a relatively
smaller (limited) number of input samples at the beginning of
deployment, while the inference can go as long as the energy
source to the device is not depleted or until the fault is detected
in the machine.
B. Energy Saving in Inference: ADEPOS
Figure 12 summarizes a comparative study among ADIC
with all 7 BLs that are turned on for full precision computing
throughout the lifetime of a machine at different supply
voltages and a case when the ADEPOS algorithm is run
on ADIC at lower supply voltage. It has been observed that
Figure 10: Mean detection accuracy and false positive rate vs.
effective number of hidden neurons (Lk = K × L) in the
network. K ∈ {1, 3, 5, 7} and L = 32.
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Figure 11: Power consumption of ADIC vs Supply voltage Vdd
(V ) for different number of active BLs (K ∈ {1, 3, 5, 7}) at
10MHz: (a) Training, and (b) Inference.
when the ADEPOS algorithm runs on ADIC, it keeps 80%
of the chip in inactive mode (clock gated) for ≈ 99% of
the lifetime based on testing with the NASA bearing dataset.
This yields an energy efficiency of 0.48pJ/OP , an 18.5X and
6.96X reduction over the full-precision compute by ADIC at
1.2V and 0.75V with all 7 BLs turned on respectively. Of
course, the savings obtained are entirely data dependent. As an
example, we provide an example of energy savings in another
hypothetical case when 80% of ADIC is in an inactive mode
for around 90% of the lifetime with just one BL tuned ON.
In this case, energy efficiency due to ADEPOS is obtained as
0.64pJ/OP .
In a generic case, we can calculate the effective energy
efficiency for ADIC over the entire lifetime of a machine data
as:
Etotal =
∑
i
αiE(Ni) s.t. Ni ∈ {1, 3, · · ·K} (11)
Here, E(Ni) denotes the energy dissipated by ADIC when Ni
BLs are active at any point of time and αi denotes the fraction
of the total lifetime during which Ni BLs are active. When
ADIC is running with full accuracy (i.e. without ADEPOS),
αi = 1 for Ni = K and the rest of the αis are zero. However,
for energy savings according to the ADEPOS algorithm, αi
has the largest value when Ni = 1 and has significantly
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Figure 12: Comparing Energy Efficiency (pJ/OP ) for Infer-
ence: ADIC at {1.2V, 0.75V } vs ADIC+ADEPOS at 0.75V
decreasing value with the increasing number of active BLs
(Ni = 3, 5, · · ·K) in case when ADIC starts to flag a fault.
When ADEPOS runs on ADIC during the healthy state of a
machine, it performs with similar accuracy as ADIC without
ADEPOS running on it and thus effectively saves the number
of computes. In order to compute the energy efficiency for
ADEPOS, we divide the total energy dissipated Etotal by the
same number of computes required by ADIC operating with
K active BLs for the same accuracy computation throughout
its lifetime. As mentioned earlier, the current implementation
of ADIC has a maximum number of BLs K as 7. Hence, the
ADEPOS algorithm can potentially achieve a maximum 7X
improvement in energy saving in case of no-fault detection
when only one BL is active.
C. Energy Saving in Training: OPIUM-Lite
The results presented in Fig. 13, shows the power con-
sumption during the online training phase of ADIC leveraging
OPIUM and OPIUM-Lite online learning algorithm respec-
tively. We obtain the results for K = 7, at 10MHz clock
frequency while the supply voltage Vdd is varied from 0.75V
to 1.2V . We achieve an average of 42.8% training energy
savings when OPIUM-Lite mode is used over OPIUM.
As discussed in the previous section, this power saving is a
cumulative effect due to the fact that OPIUM-Lite mode turns
off the update mechanism for θ parameters in the respective
memory of each BL, thus saving the dynamic power consumed
by the respective memories. The energy efficiency computed
for the OPIUM mode is 11.87pJ/OP , while OPIUM-Lite
exhibits a better energy efficiency of 8.12pJ/OP at 0.75V
and 10MHz. The plot in Fig. 14 summarizes that OPIUM-
Lite running at 0.75V mode can achieve a maximum 3.6X
energy efficiency with respect to OPIUM operating at 1.2V
supply.
D. Performance Evaluation in PdM
In order to validate the online learning of ADIC in machine
health monitoring applications, we opt for the widely used
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Figure 13: ADIC training power deploying OPIUM and
OPIUM-Lite algorithms at 10MHz (K = 7).
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NASA bearing dataset provided by the Center for Intelligent
Maintenance Systems (IMS), University of Cincinnati [25].
The dataset consists of 12 time-series run to failure bearing
data and 4 of them have been failed at the end of their life.
The vibration data of the bearings are sampled at 20KHz for
1s duration at an interval of 10 minutes. In order to reduce
the amount of data seen by ADIC, we extract statistical time-
domain features such as (a) RMS, (b) Kurtosis, (c) Peak-Peak,
(d) Crest factor, and (e) Skewness for each 20K data samples
which are shown to be useful for bearing health monitoring
[32]. Although frequency-domain features are also used for
machine health monitoring in the industries to a great extent
[33] but are expensive in terms of the number of computes.
Due to space limitation, we confined ourselves to showcase the
time-series response of ADIC on one dataset that exhibits a
failure trend towards the end of its lifetime. Similar responses
were obtained for all the other failing dataset, while the
responses for all non-failing dataset do not show any failure.
As per the description of the NASA bearing dataset, there
is no specific information regarding the time instance at which
failures start to occur, except the success/failure label provided
10
for each dataset. Hence, we determine a threshold (Thr) that
draws a boundary between the response indicating good health
of a machine under consideration and that of a fault. Here, we
assume that the machine remains healthy during its early life
and degrades only after a significant lifespan. Hence, initial
data from the machine are used to train the BLs.
1) Threshold Selection: In order to estimate a threshold
value (Thr), we leverage a leave-one-out strategy (leave 1
out of 12 bearing dataset for testing, while the rest are used
for training). In this method, the reconstruction errors (the
difference between the expected and actual output of ADIC),
e, for all 11 training bearings data are calculated as follows:
e = ‖x− x˜‖ (12)
where x and x˜ denote the input and reconstructed output
vectors respectively. Following this, the threshold Thr is
calculated according to Eq. (13):
Thr = µe + 0.1× k × σe (13)
where µe and σe denote the mean and standard deviation of the
reconstructed errors respectively. The calculated Thr is then
used to test the remaining (left out) bearing data, in order to
observe the response being a true fault or not. We iterate this
approach for each of 12 bearing data to complete the cross-
validation.
For a good estimate of k used in Eq. (13), the values of k
are swept from 10 to 100 and both false positives (FP ) and
false negatives (FN ) are observed. In this work, we define
true positive (TP) as good health and true negative (TN) for
fault. The results of this exercise are presented in Fig. 15 and
it shows the optimum value of k lies between 40 to 60. We
choose the optimum value as 50 which guarantees that no
faulty state of a machine is classified as a healthy state (FP =
0) and a good machine is flagged as a faulty machine (FN =
0). Although the latter is not a critical situation, it may lead
to over-maintenance of the machine.
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Figure 15: Cross-validation for selecting the optimum value
of k: (a) FP vs k, and (b) FN vs k
2) Time Series Response: Figure 16 presents a set of
reconstructed error responses of ADIC for the time-series data
pertaining to a faulty machine given in the NASA bearing
dataset. The responses for both OPIUM and OPIUM-Lite
modes are obtained at 0.75V and 10MHz. The x-axis in
the figure represents the sample count of the data, while
the y-axis represents the reconstruction errors from ADIC.
The threshold (Thr) is plotted in red color in each of these
plots and represents the classification boundary for anomaly
detection. It can be seen that the response for the vibration
data pertaining to the faulty machine is crossing the threshold
line approximately around the sample count of 1700, while
the response for a good machine never crosses the threshold.
It is to be noted that both the modes used the healthy data
prevailing during the early stage of the machine’s life, similar
to the sub-threshold error response for the first few hundred
data samples in these plots. We also note that these responses
are quite similar to our Matlab simulation results presented in
Fig. 6 for the same dataset. The test error crosses the threshold
near the end of the life of bearing data. The plots are slightly
different due to a) Fig. 6 is plotted in semi-log scale b) data
is scaled and converted to 7-bit signed integer format for the
processing in ADIC.
E. Comparison with Existing Works
In Table I, we present a comparative study of this work,
with and without ADEPOS, and other recent published neural
network integrated circuits [34], [35], [36], [37], [38], [39].
The proposed ADIC implements an ensemble of two layer
fully connected (FC) network that is most similar to [39],
[36] while most other works have implemented convolutional
networks (CNN). Moreover, we exploit the random weights
in our first layer to replace weight memory with a PRBS
generator. Additionally, most of these works depend on offline
learning while the proposed ADIC implements online learning.
The energy efficiency in our approach comes from usage
of approximate computing at several layers while using a
standard digital flow that does not rely on special memory
macros for in-memory computing. It can be seen that energy
efficiency of our proposed approach is competitive with respect
to these recent published results. Furthermore, we compare
ADIC with the microprocessor-based anomaly detector [21].
The performance of ADIC is an order of magnitude better in
terms of energy efficiency.
V. CONCLUSION
In this paper, we present an anomaly detection integrated
circuit (ADIC), a machine learning co-processor based on ex-
treme learning machines (ELM) algorithmic framework. ADIC
consists of an ensemble of one-class classification (OCC)
engines for anomaly detection in machine health monitoring,
using majority voting. This design implements an online
pseudoinverse update method (OPIUM), learning from in-situ
data coming from the sensor nodes attached to the machines
under health monitoring and is fabricated using 65nm CMOS
process. ADIC enables ≈ 3.6 times energy savings during
training by using a combination of an approximate training
algorithm (OPIUM Lite) and DVFS. During inference, it can
save ≈ 18.8 times energy over a baseline model exploiting
approximate computing algorithm ADEPOS combined with
DVFS. The experiments are performed with the NASA bearing
dataset, popularly used for evaluating predictive maintenance
algorithms; however, the presented ADIC can be used for other
anomaly detection algorithms as well.
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Figure 16: Reconstruction error of ADIC for a faulty machine from NASA bearing dataset: (a) OPIUM at 0.75V , (b) OPIUM-
Lite at 0.75V demonstrating both algorithms are successful in detecting fault at approximately the same time.
Table I: Comparing ADIC (with ADEPOS) with some existing ML Co-Processors
This work (ADIC) Existing Works
Parameters w/o ADEPOS w/ ADEPOS [34] [35] [36] [37] [38] [39] [21]
Technology 65nm 40nm 65nm 40nm 65nm 28nm 65nm
Network Type SLFN Conv-DNN Conv-DNN SVM Conv-DNN Conv-DNN FC-DNN SLFN
Chip Measurements Yes No Yes Yes
Core Area (mm2) 2.56 12.25 2.4 1.44 121.55 1.77 5.76 0.662
Supply Voltage (V ) 0.75 0.75 0.82 0.6 1.1 1.0 1.1 1.0 0.77 0.75
Training Method Online Offline Offline Online Offline Offline Offline Offline
On-Chip Memory (KB) 22 181.5 148 16 7680 43 1152 -
Frequency (MHz) 10 200 12 204 1000 300 400 667 15.5
Energy Efficiency (TOPS/W ) 0.298 2.076 0.123 0.900 0.270 3.120 7.490 (1.960) 0.277 1.852 0.03
ACKNOWLEDGMENT
This work was conducted within the Delta-NTU Corporate
Lab for Cyber-Physical Systems with funding support from
Delta Electronics Inc. and the National Research Foundation
(NRF) Singapore under Corp-Lab@University Scheme.
REFERENCES
[1] “How to use machine learning for anomaly detection and
condition monitoring,” https://towardsdatascience.com/how-to-use-
machine-learning-for-anomaly-detection-and-condition-monitoring-
6742f82900d7.
[2] “Anomaly detection method and anomaly detection system,”
https://patents.google.com/patent/WO2011086805A1/en.
[3] S. Chauhan and L. Vig, “Anomaly detection in ecg time signals via
deep long short-term memory networks,” in 2015 IEEE International
Conference on Data Science and Advanced Analytics (DSAA), Oct 2015,
pp. 1–7.
[4] M. Hu, Z. Ji, K. Yan, Y. Guo, X. Feng, J. Gong, X. Zhao, and
L. Dong, “Detecting anomalies in time series data via a meta-feature
based approach,” IEEE Access, vol. 6, pp. 27 760–27 776, 2018.
[5] P. Malhotra, A. Ramakrishnan, G. Anand, L. Vig, P. Agarwal, and
G. Shroff, “Lstm-based encoder-decoder for multi-sensor anomaly de-
tection,” CoRR, vol. abs/1607.00148, 2016.
[6] Z. Li, J. Li, Y. Wang, and K. Wang, “A deep learning approach for
anomaly detection based on sae and lstm in mechanical equipment,”
The International Journal of Advanced Manufacturing Technology, Mar
2019.
[7] “Machine anomaly detection and diagnosis incorporating operational
data,” https://patents.google.com/patent/US20130060524.
[8] K. Alrawashdeh and C. Purdy, “Fast activation function approach
for deep learning based online anomaly intrusion detection,” in 2018
IEEE 4th International Conference on Big Data Security on Cloud
(BigDataSecurity), IEEE International Conference on High Performance
and Smart Computing, (HPSC) and IEEE International Conference on
Intelligent Data and Security (IDS), May 2018, pp. 5–13.
[9] F. Angiulli and C. Pizzuti, “Fast outlier detection in high dimensional
spaces,” in Principles of Data Mining and Knowledge Discovery,
T. Elomaa, H. Mannila, and H. Toivonen, Eds. Berlin, Heidelberg:
Springer Berlin Heidelberg, 2002, pp. 15–27.
[10] P. Garca-Teodoro, J. Daz-Verdejo, G. Maci-Fernndez, and E. Vzquez,
“Anomaly-based network intrusion detection: Techniques, systems and
challenges,” Computers & Security, vol. 28, no. 1, pp. 18 – 28, 2009.
[11] E. Nikolova and V. Jecheva, “Applications of clustering methods to
anomaly-based intrusion detection systems,” in 2015 8th International
Conference on Database Theory and Application (DTA), Nov 2015, pp.
37–41.
[12] Y. Kunlin, “A memory-enhanced framework for financial fraud detec-
tion,” in 2018 17th IEEE International Conference on Machine Learning
and Applications (ICMLA), Dec 2018, pp. 871–874.
[13] B. Dodson, “Determining the optimum schedule for preventive mainte-
nance,” Quality Engineering, vol. 6, no. 4, pp. 667–679, 1994.
[14] S. Kadry and S. Kadry, Diagnostics and Prognostics of Engineering
Systems: Methods and Techniques, 1st ed. Hershey, PA, USA: IGI
Global, 2012.
[15] A. Rao, “Application of auto associative neural network for aero engine
control system sensor fault detection, isolation and accomodation,”
DRDO Science Spectrum, pp. 12–15, Mar. 2009.
[16] J. Sanz, R. Perera, and C. Huerta, “Fault diagnosis of rotating machinery
based on auto-associative neural networks and wavelet transforms,”
Journal of Sound and Vibration, vol. 302, no. 4, pp. 981 – 999, 2007.
[17] S. S. Khan and M. G. Madden, “One-class classification: taxonomy of
study and review of techniques,” The Knowledge Engineering Review,
vol. 29, no. 3, p. 345374, 2014.
[18] V. M. Janakiraman and D. Nielsen, “Anomaly detection in aviation
data using extreme learning machines,” in 2016 International Joint
Conference on Neural Networks (IJCNN), July 2016, pp. 1993–2000.
[19] W. Yu, F. Liang, X. He, W. G. Hatcher, C. Lu, J. Lin, and X. Yang, “A
survey on the edge computing for the internet of things,” IEEE Access,
vol. 6, pp. 6900–6919, 2018.
[20] G.-B. Huang, Q.-Y. Zhu, and C.-K. Siew, “Extreme learning machine:
Theory and applications,” Neurocomputing, vol. 70, no. 1, pp. 489 –
501, 2006, neural Networks.
12
[21] S. K. Bose, B. Kar, M. Roy, P. K. Gopalakrishnan, L. Zhang, A. Patil,
and A. Basu, “Adepos: A novel approximate computing framework for
anomaly detection systems and its implementation in 65-nm cmos,”
IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 67,
no. 3, pp. 913–926, March 2020.
[22] J. Tapson and A. van Schaik, “Learning the pseudoinverse solution to
network weights,” Neural Networks, vol. 45, pp. 94–100, 2013.
[23] A. van Schaik and J. Tapson, “Online and adaptive pseudoinverse
solutions for ELM weights,” Neurocomputing, vol. 149, no. Part A, pp.
233–238, 2015.
[24] S. K. Bose, B. Kar, M. Roy, P. K. Gopalakrishnan, and A. Basu,
“Adepos: Anomaly detection based power saving for predictive
maintenance using edge computing,” in Proceedings of the 24th Asia
and South Pacific Design Automation Conference, ser. ASPDAC ’19.
New York, NY, USA: ACM, 2019, pp. 597–602. [Online]. Available:
http://doi.acm.org.ezlibproxy1.ntu.edu.sg/10.1145/3287624.3287716
[25] “NASA Bearing Dataset by IMS, University of Cincinnati,” (2007). [On-
line]. Available: http://ti.arc.nasa.gov/project/prognostic-data-repository
[26] C. Gautam, A. Tiwari, and Q. Leng, “On the construction of extreme
learning machine for online and offline one-class classificationan ex-
panded toolbox,” Neurocomputing, vol. 261, pp. 126 – 143, 2017,
advances in Extreme Learning Machines (ELM 2015).
[27] A. Rahimi and B. Recht, “Weighted sums of random kitchen sinks:
Replacing minimization with randomization in learning,” in Advances in
Neural Information Processing Systems 21, D. Koller, D. Schuurmans,
Y. Bengio, and L. Bottou, Eds. Curran Associates, Inc., 2009, pp.
1313–1320.
[28] R. Penrose, “A generalized inverse for matrices,” Mathematical Pro-
ceedings of the Cambridge Philosophical Society, vol. 51, no. 3, pp.
406–413, July 1954.
[29] N. Y. Liang, G. B. Huang, P. Saratchandran, and N. Sundararajan, “A
fast and accurate online sequential learning algorithm for feedforward
networks,” IEEE Transactions on Neural Networks, vol. 17, no. 6, pp.
1411–1423, 2006.
[30] S. H. Wang, H. T. Li, and A. Y. A. Wu, “Error-resilient reconfigurable
boosting extreme learning machine for ecg telemonitoring systems,” in
2018 IEEE International Symposium on Circuits and Systems (ISCAS),
May 2018, pp. 1–5.
[31] A. Riccardi, F. Fernndez-Navarro, and S. Carloni, “Cost-sensitive ad-
aboost algorithm for ordinal regression based on extreme learning
machine,” IEEE Transactions on Cybernetics, vol. 44, no. 10, pp. 1898–
1909, Oct 2014.
[32] H. Martin and F. Honarvar, “Application of statistical moments to
bearing failure detection,” Applied Acoustics, vol. 44, no. 1, pp. 67 –
77, 1995.
[33] M. E. H. Benbouzid, “A review of induction motors signature analysis
as a medium for faults detection,” IEEE Transactions on Industrial
Electronics, vol. 47, no. 5, pp. 984–993, Oct 2000.
[34] Y. Chen, T. Krishna, J. S. Emer, and V. Sze, “Eyeriss: An energy-efficient
reconfigurable accelerator for deep convolutional neural networks,”
IEEE Journal of Solid-State Circuits, vol. 52, no. 1, pp. 127–138, Jan
2017.
[35] B. Moons and M. Verhelst, “An energy-efficient precision-scalable
convnet processor in 40-nm cmos,” IEEE Journal of Solid-State Circuits,
vol. 52, no. 4, pp. 903–914, April 2017.
[36] S. K. Gonugondla, M. Kang, and N. Shanbhag, “A 42pj/decision
3.12tops/w robust in-memory machine learning classifier with on-chip
training,” in 2018 IEEE International Solid - State Circuits Conference
- (ISSCC), Feb 2018, pp. 490–492.
[37] K. Ueyoshi, K. Ando, K. Hirose, S. Takamaeda-Yamazaki, J. Kadomoto,
T. Miyata, M. Hamada, T. Kuroda, and M. Motomura, “Quest: A
7.49tops multi-purpose log-quantized dnn inference engine stacked on
96mb 3d sram using inductive-coupling technology in 40nm cmos,” in
2018 IEEE International Solid - State Circuits Conference - (ISSCC),
Feb 2018, pp. 216–218.
[38] A. Ardakani, C. Condo, M. Ahmadi, and W. J. Gross, “An architecture to
accelerate convolution in deep neural networks,” IEEE Transactions on
Circuits and Systems I: Regular Papers, vol. 65, no. 4, pp. 1349–1362,
April 2018.
[39] P. N. Whatmough, S. K. Lee, H. Lee, S. Rama, D. Brooks, and
G. Wei, “14.3 A 28nm SoC with a 1.2GHz 568nJ/prediction sparse
deep-neural-network engine with > 0.1 timing error rate tolerance
for IoT applications,” in 2017 IEEE International Solid-State Circuits
Conference (ISSCC), Feb 2017, pp. 242–243.
Bapi Kar (S’16-M17) received his Bachelor of Instrumentation Engineering
from Jadavpur University India in 2002, and PhD from Indian Institute of
Technology Kharagpur, India in 2017. He was the recipient of University
Gold Medal from Jadavpur University in 2002. He worked as a design and
verification engineer in VLSI industry for more than 6 years.
Currently, he is a postdoctoral research fellow at Nanyang Technological
University Singapore since October 2017. His current research interests
include Low power integrated circuit (IC) design for machine learning
applications, VLSI Physical Design Automation Algorithms and Design for
Manufacturability (DFM) issues in nanometer technologies.
Pradeep Kumar Gopalakrishnan (M01-SM’10) received B.Tech in Elec-
trical Engineering from the University of Kerala in 1989 and M.Tech in
Electronics Design and Technology from the Indian Institute of Science in
1997. He has over 25 years of experience in the industry, mainly in ASIC
and embedded systems design. He worked in companies such as Philips,
Broadcom, Institute of Microelectronics (A*STAR), Siemens and Xilinx
before joining NTU.
He is currently pursuing a PhD degree at Nanyang Technological Univer-
sity, Singapore. His research interests include low-power Machine Learning
architectures and Neuromorphic Systems.
Sumon Kumar Bose (S18) received Bachelor of Engineering in Electronics
and Telecommunication Engineering from Jadavpur University, Kolkata in
2012. He has five years of VLSI industry experience working in companies
like Cypress Semiconductor, xSi Semiconductor and Texas Instruments. He
worked on several Analog circuit design related projects.
Currently, he is a PhD student at Nanyang Technological University
Singapore since January 2017. His research interests include Low power
analog IC, and Machine Learning based Hardware Design.
Mohendra Roy (M17) received his Ph.D. in Electronic and Information
Engineering from Korea University, South Korea in 2016. He did his Masters
in BioElectronics as well as Physics from Tezpur University, India in 2008 and
2006 respectively. He received Gold Medal from Tezpur University in 2008.
Dr. Roy received the Korea University Graduate Achievement Award in 2016,
IEEE Student Paper Contest award (Seoul Section) in 2014 and Outstanding
Paper award in Biochip 2014 Fall Conference in South Korea. He served as
a session chair at IEEE SSCI 2018 conference (in Feature Analysis track).
Currently, he is a assistant professor at School of Technology and Science,
PDPU, India. Prior to that he was a post-doctoral research fellow at Delta-
NTU corporate lab, Nanyang Technological University. His research interests
include AI, Bio-Photonics, and Bio-Sensors.
Arindam Basu (M10-SM’17) received the B.Tech. and the M.Tech. degrees
in electronics and electrical communication engineering from IIT Kharagpur
in 2005, and the MS degree in mathematics and the Ph.D. degree in electrical
engineering from the Georgia Institute of Technology, Atlanta, in 2009 and
2010, respectively. He joined Nanyang Technological University, Singapore
in 2010, where he currently holds a tenured Associate Professor position. He
received the Prime Minister of India Gold Medal in 2005 from IIT Kharagpur.
His research interests include bio-inspired neuromorphic circuits, non-
linear dynamics in neural systems, low-power analog IC design, and pro-
grammable circuits and devices. He was a Distinguished Lecturer of the
IEEE Circuits and Systems Society for the 20162017 term. He received the
Best Student Paper Award from the Ultrasonics symposium in 2006, the
best live demonstration at ISCAS 2010 and a finalist position in the best
student paper contest at ISCAS 2008. He also received the MIT Technology
Reviews inaugural TR35@Singapore Award in 2012 for being among the
top 12 innovators under the age of 35 in Southeast Asia, Australia, and
New Zealand. He was a Guest Editor for two special issues in the IEEE
Transactions on Biomedical Circuits and Systems for selected papers from
ISCAS 2015 and BioCAS 2015. He is serving as a Corresponding Guest
Editor for the special issue on low-power, adaptive neuromorphic systems:
devices, circuit, architectures and algorithms in the IEEE Journal on Emerging
Topics in Circuits and Systems. He is currently an Associate Editor of the
IEEE Sensors Journal, the IEEE Transactions on Biomedical Circuits and
Systems, and the Frontiers in Neuroscience.
